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i.e., by low-frequency operation, whereas active closed loop
The proposed technique as applied to timing uncertainty systems trade area for performance gain by employing phase mitigation in the signaling of a digital system is presented as an locked loops (PLLs) or delay locked loops (DLLs). The example; the relative phase information is used to minimize the basic idea of an active closed-loop skew compensation is to timing skew. [3] , we employed a statistical random sampling relative phase enables the correction circuit to reduce the technique to observe and adjust the duty cycle of an on-chip maximum correction error, less than half the maximum delay digital signal. In this paper we show how the idea proposed resolution unit available for adjustment. A pure standard cell in [3] can be extended to observe multiple signals based circuit design approach is used that reduces the overall simultaneously with respect to each other by observing their design time and circuit complexity. The test results of the relative phase. The observed information is then used to proposed circuit manifest a very close correlation to the minimize the timing skew in the systems where operating simulated and theoretically expected results. The random conditions are not changing frequently. We also show how sampling unit (RSU) circuit proposed for phase measurement the sample size of a random sampling observation can be in this paper occupies 3350 (pm)2 area in 130nm technology, premeditated to achieve high accuracy and confidence level which is an order of magnitude smaller than what is required over the measured result. The rest of the paper is organized for its analog equivalent in the same technology.
as follows. Section II discusses some conventional ways to tackle the subject problem. the sample size n corresponding to a certain confidence level III. THEORETICAL FRAME WORK and possible observed error a=(p-P) as following:
The proposed phase measurment design employs the n , c < P(1-P) ( (1) delay line at the receiver side in the path of the clock to n----n -Padjust its sampling edge at a desired phase with respect to the data to be sampled. During the clock to data alignment step, The value of n is kept high and can be set to obtai a a pattern ofknown frequency (clock itself in this case) is sent certain accuracy and confidence over the observed resulta at both data and clock lines. The random sampling unit P=X/n iS the observed proportion of number of times state captures the state of the data and clock lines simultaneously "10" iS captured in a sample of n trials. The probability at the edges of a random clock. The random sampling unit distribution of this proportion can closely be approximated records a required number of observations to measure the with a Gaussian distribution, whose mean is up=p and phase difference between the signals received through the standard deviation (standard error) is p =pq/ [1] and its values are frequently tabulated in literature. It has Confidence________ been shown in [3] that for large values of n the confidence 1uro=0 err 1 % er=O.1 % zrror=O1%l limit equation (2) can be reduced in terms ofFP and zc to find [4] . To keep the circuits portable and purely and 429ps delays, respectively. The accurate phase digital we employed a simple approach that uses cascaded measurement enables the control unit to select the 12th tap to flip-flops to demetastabilize the sampled value of the input keep the correction error to 4ps instead of 29p signal by providing it enough time to settle down to a stable value before it is consumed by other logic.
C. Random Clock
The implementation block diagram of the random
The random clock is one of the most important sampling unit is shown in Fig. 4 
